| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Frequency | 60.0 MHz |
| Number of Pins | 16 Pin |
| Supply Voltage (DC) | 2.00 V to 6.00 V |
| Case/Package | SOIC |
| Output Current | 5.20 mA |
| Number of Bits | 2 Bit |
| Propagation Delay Max (tpd) | 26.0 ns |
| Polarity | Non-Inverting, Inverting |
| Voltage Nodes | 6.00 V, 5.00 V, 2.00 V |
| Output Current Drive | -1.00 mA |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Cut Tape (CT) |
description/ordering information
●The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage
●• Wide Operating Voltage Range of 2 V to 6 V
●• Outputs Can Drive Up To 10 LSTTL Loads
●• Low Power Consumption, 40-µA Max ICC
●• Typical tpd = 13 ns
●• ±4-mA Output Drive at 5 V
●• Low Input Current of 1 µA Max
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
