| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Frequency | 60.0 MHz |
| Number of Pins | 16 Pin |
| Supply Voltage (DC) | 2.00 V to 6.00 V |
| Case/Package | SOIC |
| Output Current | 5.20 mA |
| Number of Circuits | 2 Circuit |
| Number of Bits | 2 Bit |
| Propagation Delay Max (tpd) | 26.0 ns |
| Polarity | Non-Inverting, Inverting |
| Voltage Nodes | 6.00 V, 5.00 V, 2.00 V |
| Output Current Drive | -1.00 mA |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tube |
The SN74HC112D is a dual negative-edge-triggered J-K Flip-flop with clear and preset. A low level at the preset (PRE\\) or clear (CLR\\) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the CLK pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. This versatile flip-flop performs as toggle flip-flop by tying J and K high.
● Outputs can drive up to 10 LSTTL loads
● 13ns Typical tpd
● ±4mA Output drive at 5V
● 1µA Maximum low input current
● 40µA Maximum low power consumption
● Green product and no Sb/Br
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
