| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Frequency | 29.0 MHz |
| Number of Pins | 16 Pin |
| Supply Voltage (DC) | 2.00 V to 6.00 V |
| Case/Package | SOIC-16 |
| Output Current | 5.20 mA |
| Number of Circuits | 2 Circuit |
| Number of Bits | 2 Bit |
| Propagation Delay Max (tpd) | 37.0 ns |
| Polarity | Non-Inverting, Inverting |
| Voltage Nodes | 6.00 V, 5.00 V, 2.00 V |
| Output Current Drive | -1.00 mA |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tube |
description/ordering information
●These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together.
● Wide Operating Voltage Range of 2 V to 6 V
● Low Input Current of 1 µA Max
● High-Current Outputs Drive Up To 10 LSTTL Loads
● Low Power Consumption, 40-µA Max ICC
● Typical tpd = 12 ns
● ±4-mA Output Drive at 5 V
TI
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin PDIP Tube
TI
TEXAS INSTRUMENTS SN74HC109D Flip-Flop, 74HC109, JK, 12ns, 29MHz, 5.2mA, SOIC
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin SOIC T/R
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin SOP T/R
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin PDIP Tube
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin SOP T/R
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin SOIC T/R
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin SOP T/R
TI
Dual J-K Positive-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC -40℃ to 85℃
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
