| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Number of Pins | 32 Pin |
| Case/Package | LQFP-32 |
| Number of Outputs | 10 Output |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tape & Reel (TR) |
The CDCLVP111 clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111 can accept two clock sources into an input multiplexer. The CDCLVP111 is specifically designed for driving 50-Ω transmission lines. When an output pin is not used, leaving it open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50 Ω.
●The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin should be connected to CLK0 and bypassed to GND via a 10-nF capacitor.
●However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.
●The CDCLVP111 is characterized for operation from –55°C to 125°C.
TI
the cdclvp111 clock driver distributes one differential clock pair of lvpecl input (clk0 clk1) to ten pairs of differ...
TI
Clock Multiplexer 10Out 2IN 1:10 32Pin LQFP Tray
TI
Clock Multiplexer 10Out 2IN 1:10 32Pin VQFN EP T/R
TI
Clock Multiplexer 10Out 2IN 1:10 32Pin LQFP T/R
TI
Clock Multiplexer 10Out 2IN 1:10 32Pin VQFN EP T/R
TI
Clock Multiplexer 10Out 2IN 1:10 32Pin LQFP T/R
TI
1:10 LVPECL Buffer with Selectable Input 32-LQFP -55 to 125
TI
1:10 High Speed Clock Buffer with Selectable Input Clock Driver
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
